

*DRAM Design Overview*

---

# *DRAM Design Overview*

*Stanford University*

*Junji Ogawa*

*jogawa@cis.stanford.edu*

---

*Feb. 11th. 1998*

*Junji Ogawa*

*DRAM Design Overview*

---



## *Contents*



- *Trends of Standard DRAM*
- *History of DRAM Circuits*
- *Cell, Array and Major Circuits*
- *Embedded DRAM*
- *ASM Example*
- *Summary*



---



*Feb. 11th. 1998*

*Junji Ogawa*









## History

**-1K DRAM Intel 1103 introduced late 1971**

-3Tr PMOS, 1P1M,

-Vdd=0v, Vss=16v, Vbb=20v, Trac=300ns

**-4K DRAM TI TMS4030 introduced 1973**

-1Tr NMOS, 1P1M, TTL I/O

-Vdd=12v, Vdd=5v, Vss=0v, Vbb=-3/-5v

**-16K DRAM Mostek MK4116 introduced 1977**


-1Tr NMOS, 2P1M, Address multiplex

-Vdd=12v, Vdd=5v, Vss=0v, Vbb=-5v, Trac=250ns

**\*\*Open / Folded bit line, Double poly cell, Multi-PS**

## Basic Bitline Structure (1)


### Open Bitlines



*Open BL*  
 Cell Size  $6F^2$   
 WL pitch:  $3F$   
 BL pitch:  $2F$

**Denser Memory**  
**Uneven WL coupling**

### Folded Bitlines



*Folded BL*  
 Cell Size  $8F^2$   
 WL pitch:  $4F$   
 BL pitch:  $2F$

**Relaxed S/A layout pitch**  
**Even WL coupling**

## *History (cont'd)*

### ***•64K DRAM ('80,conference'79)***

- Many changes at once - no dominant design*
- Standardized, Page mode, Refresh functions*
- Vcc=5v only, Vss=0v, Internal Vbb, Trac=200ns*
- Boosted wordline, Active restore*

### ***•256K DRAM ('83,conference'82)***

- 1Tr NMOS, 3P1M(FJ), I.I. mask increasing*
- Vcc=5v only, Nibble/SC/CBR func., Trac=150ns*
- Open v.s. Folded, Redundancy, CMOS prototype*
- Vdd bitline pre-charge*
- Some ASM, Wide I/O (x4)*


## *History (cont'd)*

### ***•1M DRAM ('86,conference'84)***


- N-well CMOS, 3P1M, Vdd/2 cell plate*
- Half Vdd bitline reference and pre-charge,*
- Shared folded bitline*
- x4/x8, Package and module variety, Test circuits*

### ***•4M DRAM ('89, conference'87)***

- 3D stacked or trench cell, CMOS, 4P1M,*
- x16, Fast page/Self refresh, Trac=80ns*
- Current-mirror data bus amp., Boosted I/O driver*
- Word line strapping, Triple-well*

**Basic Bitline Structure (2)****Folded Shared**

Less area occupied  
by S/As

**Interleaved (Multiplexed)**

Used in nearly all 16M  
Relaxes S/A pitch

**History (cont'd)****•16M DRAM ('92, conference '90)**

- N-well CMOS, 4P2M
- Internal V<sub>dd</sub> down-converter (5v ext.---3.3v int.)
- Shared Y-decoder, Interleaved S/A,
- V<sub>pp</sub> supply WL driver, RDRAM(PLL/DLL)

**•64M DRAM ('95, conference '91)**

- Triple well CMOS, V<sub>ss</sub> Substrate, 4P2M,
- V<sub>dd</sub>=3.3v, Separate I/O PS-pin (V<sub>ddq</sub>/V<sub>ssq</sub>)
- SDRAM (clocked In, pipelined, burst I/O, term. I/F)
- COB, Staggered Sense amp.



## **Circuit Evolution Picking up**

- *3Tr to 1Tr1C*
- **Booster Wordline**
- *Single Power Supply*
- *NMOS to CMOS*
- *(V<sub>bb</sub> gene., WL boost)*
- **Redundancy**
- **V<sub>dd</sub>/2 BL pre-charge**
- **Internal DC converter**
- *Clocked operation*
- **PLL/DLL**
- **Multi-bank core**
- **Address Multiplex**
- **Open BL to Folded BL**
- **Page & Refresh Mode**
- **Appli. Specific Circuits**  
(ex. SR for VRAM)
- **Test mode**
- *Pipelined operation*
- **High speed interface**
- *Embedded core*

## **Cell Array and Circuits**

- (1) **1 Transistor 1 Capacitor Cell**
  - *Size Comparison to SRAM Cell*
- (2) **Array Example**
- (3) **Major Circuits (today's example)**
  - *Sense amplifier*
  - *Dynamic Row Decoder*
  - *Wordline Driver*

*The other circuits interesting for VLSI designer*

- *Data bus amplifier*
- *Reference generator*
- *Replica technique*
- *Voltage Regulator*
- *Redundancy technique*
- *High speed I/O circuits*

*DRAM Design Overview*

---

## SRAM v.s. DRAM

**6Tr embedded SRAM**

**Gain element in cell**

**1Tr1C Standard DRAM**

**Passive element  
(No gain, Refresh needed)**

---

Feb. 11th. 1998 Junji Ogawa

*DRAM Design Overview*



---

## Comparison of SRAM and DRAM Cell Size

Design Rule [um]	6Tr SRAM Cell Size [um <sup>2</sup> ]	Plainer Cell Size [um <sup>2</sup> ]	Stack DRAM Cell Size [um <sup>2</sup> ]
0.2	~5	~8	~0.2
0.3	~10	~10	~0.4
0.4	~20	~12	~0.6
0.5	~40	~15	~0.8
0.6	~80	~18	~1.0

---


Feb. 11th. 1998 Junji Ogawa



*DRAM Design Overview*

**DRAM Array Example (cont'd)**

**Interleaved S/A & Hierarchical Row Decoder/Driver  
(shared bit lines are not shown)**



**512K Array Nmat=16 or 12  
( 256 WL x 2048 SA)**



*Feb. 11th. 1998*

*Junji Ogawa*

*DRAM Design Overview*

**Row Decoder and Driver**

**<WL Strapping Type>**



*Feb. 11th. 1998*

*Junji Ogawa*

*DRAM Design Overview*

---

### Row Decoder and Driver (cont'd)

<Hierarchical WL Type>

$V_{PP}$   
 $/pre\#$   $/rbnk\#$   
 level shifter  
 MWL  
 Pre-decode address  
 # is bank No. MWDEC

Addresses  
 Reset  
 Dynamic NAND  
 (P) Negative Voltage?

Sub Word Decoder  
 WDi0 Reset  
 WDi1 Reset  
 WDi2 Reset  
 WDim Reset  
 AL Main Word Line  
 PI sub-word line  
 (P)

---

Feb. 11th. 1998
Junji Ogawa

*DRAM Design Overview*

---


### Sense Amplifier Circuits - Folded Shared Interleaved -

BL<sub>L</sub> CL BS BL<sub>R</sub>  
 /BL<sub>L</sub> /BL<sub>R</sub>  
 Local Data Bus NSA PSA VPR

/RAS  
 BS RAS Add. WD WL BL /BL LE CL PSA NSA  
 t

---

Feb. 11th. 1998
Junji Ogawa

*DRAM Design Overview**Sense Amplifier Pitch Matched Layout*

Feb. 11th. 1998

Junji Ogawa

*DRAM Design Overview**Standard DRAM Design Feature*

- *Tightly depends on technology*
- *The row circuits is fully different from SRAM.*
- *Few product variation in the same technology*
- *“Trends” is mother , “Cost” is father .*
- *“Standard” gives us less freedom!*
- *Almost always analogue circuit design*
- *Simply forward critical path*
- *CAD: Spice-like circuits simulator*  
*Fully handcraft layout,*  
*Whole-chip tools must be a dream.*


Feb. 11th. 1998



Junji Ogawa

## Embedded DRAM or Merged D&L


- **Merged DRAM and Logic**
  - **Technology choice and cost issue**
    - **People have talked too much above.**
    - **Otherwise, that's a near future evolution.**
- **Current Technology behind advanced DRAMs'**
- **Small ASIC seems to be not yet on the business.**
- **How solve the following technical problem?**  
*memory wall, granularity, I/O power*

## Speed Gap between DRAM and CPU - Memory Wall -











*DRAM Design Overview*


### The First Commercial Product of Embedded DRAM

**M32R/D (Mitsubishi)**

- 0.45μm DRAM
- 32-bit RISC CPU
- + 16Mbit DRAM<sub>2</sub>
- Die Size: 153.7mm<sup>2</sup>

*Feb. 11th. 1998*      *Junji Ogawa*






## Application Specific Memory

### -Brief Introduction-


- Various ASM introduced since '83
  - VRAM: 64K to 4M VRAM
  - Field Memory(NEC), Triple Port(FJ)
  - mostly for ASICs or conference chips
- Only VRAM got a semi-standardization
- Longer design TAT
  - as more complicated spec. and circuits
- Redundancy and Test issues: big problems
- Never major products

DRAM Design Overview

### 256K Dual Port Video RAM



(a) Conventional 2D Graphic System




(b) 2D Graphic System used VRAM

Feb. 11th. 1998

Junji Ogawa

DRAM Design Overview

### 256K Dual Port Video RAM (cont'd)




- \*Narrow pitch matched SAM (or Sift Register) design
- \*No explicit bus for a mass of data transfer at a time
- \*A hinted solution by utilizing a memory parallelism

Feb. 11th. 1998

Junji Ogawa

### 4M bit Cubic Memory (conference '90)



- 16b x 16b x 16b (4Kbit) virtual bit map space
- six different ways of column access on the fly access

### Summary

- Passive 1Tr1C cell leads all the features of dynamic circuits and design complexity.
- The row circuits is fully different from SRAM.
- A Dinosaur, Standard DRAM, become almost dead, because of both the technology saturation and the narrow band-width itself.
- The design technique should be transferred for the coming embedded era.